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Abstract. NaNet-10 is a four-ports 10GbE PCIe Network Interface Card designed for
low-latency real-time operations with GPU systems. To this purpose the design includes an
UDP offload module, for fast and clock-cycle deterministic handling of the transport layer
protocol, plus a GPUDirect P2P/RDMA engine for low-latency communication with NVIDIA
Tesla GPU devices. A dedicated module (Multi-Stream) can optionally process input UDP
streams before data is delivered through PCIe DMA to their destination devices, re-organizing
data from different streams guaranteeing computational optimization. NaNet-10 is going to be
integrated in the NA62 CERN experiment in order to assess the suitability of GPGPU systems
as real-time triggers; results and lessons learned while performing this activity will be reported
herein.
1. Introduction
The GPGPU paradigm, the employ of graphical processing units for fulfillment of traditional
computing tasks, is strongly emerging in several fields of computational physics. GPUs are
definitively integrated in the high-level trigger of ALICE at LHC [1] while other HEP experiments
as ATLAS [2], CMS [3] and LHCb [4] are evaluating GPU adoption in order to achieve the target
computing power to cope with the LHC luminosity increase expected in 2018.
A different approach — based on the exploitation of GPUs also in low-level triggers [5] or
in fast control systems [6] of HEP experiments — is recently being investigated; in this latter,
the major hurdle to overcome is the hard real-time constraint. Although GPUs show a mostly
deterministic behaviour in terms of latency while performing computational tasks, the data
streams coming from the experimental apparatus which flow into their local memories represent
a source of non-deterministic fluctuations in overall system response.
The NaNet project arises in this context with the goal of designing a low-latency and
high-throughput data transport mechanism for real-time systems based on CPU/GPUs. Since
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2012, two PCIe Gen2 network interface cards based on Altera FPGA have been developed:
NaNet-1 [7] for the NA62 experiment at CERN [8] and NaNet3 [9] for the KM3NeT-IT
underwater neutrino telescope [10]. NaNet-1 offers a GbE channel and three optional proprietary
channels (APElink [11]) with bandwidth up to 34 Gbps and implements a direct communication
mechanism with NVIDIA Fermi- and Kepler-class GPUs [12] (GPUDirect V2/RDMA). NaNet3
implements 4 I/O optical channels with deterministic latency and bandwidth up to 2.5 Gbps for
the data transport and slow control management of the experiment.
In this paper we present NaNet-10, the third generation of the NaNet NIC family as
an upgrade to the NaNet-1 board. In Sec. 3 a brief description of NaNet architecture is
given. Current hardware and software integration details are presented in Sec. 4. Preliminary
benchmarks are showed in Sec. 6
2. Related Works
In the High Energy Physics field, several experiments have FPGA boards in development for
their DAQ network.
In [13] the FEROL card is described — based on Altera Arria II FPGA — which is developed
within the CMS experiment and implements the TCP/IP protocol suite over 10 Gbps Ethernet,
providing a reliable connection between the front-end readout system and the event-builder
network via two 6 Gbps SlinkXpress interfaces.
The FELIX project [14, 15] aims at providing a high-throughput interface to the upgraded
version of ATLAS front-end electronics. A baseline implementation of a FELIX node consists of
a PCIe Gen3 card based on Xilinx Virtex-7 with high-density optical interfaces towards at least
24 GBT links and a PCIe dual NIC implementing commodity network technology (56 Gbps
InfiniBand).
C-RORC [16] (Common Read-Out Receiver Card), developed by ALICE, implements a PCIe
Gen 2 x8 network adapter based on Xilinx Virtex-6 and interfaces to 12 optical links via three
QSFP transceivers capable of up to 6.6 Gbps each.
The baseline design for the LHCb readout is an ATCA board requiring dedicated crates. The
readout boards (TELL40 [17]) consist of an ATCA-compliant carrier board hosting up to four
AMC40-card plugged onto it. Each AMC40-card is equipped with a single, high-end FPGA
(ALTERA Stratix V or newer) providing 24 GBT-link input and 12 LAN-link output (10GbE
and UDP network protocol).
Keeping with the idea of an FPGA supporting the DAQ network in the context of a physics
experiment of a completely different nature is PRANA [18], a pathfinder for a reliable, scalable
and energy-efficient, GPU-based real-time controller for adaptive optics able to target extremely
large telescopes such as the future E-ELT.
3. NaNet Architecture Overview
NaNet is a modular design of a low-latency PCIe RDMA NIC supporting different network link
technologies and partitioned into 4 main modules: I/O Interface, Router, Network Interface and
PCIe Core (see Fig. 1).
The Network Interface, Router and PCIe Core are inherited from APEnet+ [19], a parallel
development line dedicated to the HPC environment, preserving the key features and the
achieved reliability degree.
The PCIe Core module is built upon a high-end commercial core from PLDA that sports a
simplified but efficient back-end interface and multiple DMA engines.
The Network Interface guarantees a GPU/CPU memory write bandwidth of 2.8 GB/s
benefiting of a 128-entries Translation Look-aside Buffer [20]. The CPU memory read bandwidth
has a capability of 3.0 GB/s and the same is true for the Kepler-class GPU exploiting the
GPUDirect RDMA features thanks to the implementation of a double DMA channel. Backward
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Figure 1. NaNet architecture schematic. Figure 2. NaNet-10 board.
compatibility with Fermi-class GPUs is guaranteed by the implementation of a GPUDirect V2
custom protocol with 1.5 GB/s as upper limit.
The Router is able to sustain up to eight data streams at 2.8 GB/s applying a deterministic
dimension-ordered routing policy.
The I/O Interface is the discriminating component among the cards in the NaNet family.
It is each time re-designed in order to satisfy the requirements of the readout system data
transmission protocol optimizing the data movement process for the different experiments. The
I/O Interface module performs a 4-stages processing on the data stream: following the OSI
Model, the Physical Link Coding stage implements, as the name suggests, the channel physical
layer (e.g. 1000BASE-T) while the Protocol Manager one handles data/network/transport
layers (e.g. Time Division Multiplexing or UDP), depending on the kind of channel; the
Data Processing stage implements application-dependent reshuffling on data streams (e.g.
performing de/compression) while the APEnet Protocol Encoder performs protocol adaptation,
encapsulating inbound payload data into the APElink packet protocol — used in the inner NaNet
logic — and decapsulating outbound APElink packets before re-encapsulating their payload into
the output channel transport protocol (e.g. UDP).
On table 1 we show a recap of the used FPGA logic resources as measured by the synthesis
software.
4. NaNet-10
NaNet-10 is a PCIe Gen2 x8 Network interface card implemented on the Terasic DE5-net board
equipped with an Altera Stratix V FPGA and featuring four 10GbE SFP+ ports (see Fig. 2).
The network adapter offers hardware support for either direct CPU/GPU memory access and
the offloading engine managing the network stack protocol. Data streams coming from the
transmission channel are directly routed towards the target memory without any involvement of
the CPUs, avoiding OS jitter effects and guaranteeing a stable, low-latency transmission. TTC
signals are received from the 2 SMA connectors on board.
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Table 1. An overview of NaNet resource consumption.
Project FPGA Comb. ALUT Register Memory [MB]
NaNet-1 EP4SGX230KF40C2 50502 (28%) 52369 (29%) 1.06 (58%)
NaNet3 5SGXEA7N2F45C2 72364 (26%) 118455 (13%) 1.16 (18%)
NaNet-10 5SGXEA7N2F45C2 83611 (30%) 132194 (14%) 1.17 (18%)
Logic Block Comb. ALUT Register Memory [MB]
PCIe 3902 4449 —
Network Interface 31033 34389 0.825
Router 7954 7957 0.338
10GbE I/O (4 ports) 40503 84935 0.007
GbE I/O (1 port) 5026 7125 0.026
APElink I/O (6 ports) 31349 25487 0.006
KM3link I/O (4 ports) 29540 71057 0.005
4.1. Hardware Overview
In this section we focus on the novel UDP/IP 10GbE I/O data transmission system as the rest
of the architecture is widely described in previous literature.
Referring to Fig. 3 and following the design guidelines for the NaNet I/O interface described
in Sec. 3, the Physical Link Coding is implemented by two Altera IPs, the 10GBASE-R PHY
and the 10 Gbps MAC. The 10GBASE-R PHY IP delivers serialized data to an optical module
that drives optical fiber at a line rate of 10.3125 Gbps. PCS and PMA are implemented as hard
IP blocks in Stratix V devices, using dedicated FPGA resources. The 10 Gbps MAC supports
10 Mbps, 100 Mbps, 1 Gbps, 10 Gbps operating modes with Avalon-Streaming up to 64-bit wide
client interface running at 156.25 MHz and MII/GMII/SDR XGMII on the network side.
We developed a custom 10 Gbps UDP/IP Core as a Protocol Manager of the I/O interface,
providing full UDP, IPv4 and ARP protocols. It is derived and adapted from the FPGA-
proven 1 Gbps UDP/IP open core [21] and provides an AXI-based 64-bit data interface at
an operating frequency of 156.25 MHz. Several registers are exposed for UDP header settings
(e.g. source/destination port and destination IP address) both in the transmit and receive side.
IP and MAC address are also fully customizable. The core offers ARP level functionalities,
with a 256-entries cache for IP-to-MAC address translation. Underlying ARP communication
is automatic when first packet transfer occurs and sender and receiver mutually exchange
informations about their own IP and MAC addresses. There is no data buffering internally,
allowing zero latency between the Data Processing block and the Physical layer. For this reason
packet segmentation and reassembly are not supported.
The Multi-Stream and Decompressor hardware components apply application-dependent
modifications to accelerate the GPU computing task. Multi-Stream module analyses the received
data stream and separates the packets according to the UDP destination port. The experimental
requirements lead to generate four data streams that will be redirected to different GPU memory
buffers. A Decompressor stage was added in the I/O interface to reformat events data in a
GPU-friendly fashion on the fly.
The NaNet Transmission Control Logic (NaNet TCL) encapsulates the received streams into
the APEnet Protocol allowing for reuse of the overall APEnet+ architecture. Several parameters
are used to configure the NaNet TCL (i.e. packet size, port id, target device) and whatever
is needed to fulfill the key task of virtual address generation for the APEnet packets. All the
information for the virtual memory management is provided by the on-board micro-controller
(base address, buffer size, number of available buffers); more details are in Sec 4.2.
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4.2. Software Overview
NaNet software stack is distributed among the x86 host and the Nios II FPGA-embedded
µcontroller. A single process program running on the Nios II is in charge of system initialization
and configuration tasks. On the host side a dedicated Linux kernel driver offers its services to
an application level library, which provides to the user a series of functions to: open/close the
NaNet device, register and de-register circular lists ff persistent data receiving buffers (CLOPs)
in GPU and/or host memory, and manage software events generated when a receiving CLOP
buffer is full (or when a configurable timeout is reached) and received data are ready to be
processed.
4.3. NaNet-10 configuration and data flow
To clarify the NaNet-10 overall functioning we focus on the three main tasks HW/SW
Initialization, Data Reception and Processing and Data Transmission, providing a brief
description of the hardware/software major operations.
During HW/SW Initialization (Fig. 4), the NaNet driver initializes the configuration registers
of the board enabling the involved hardware component. CLOP buffers are registered and
memory pages are pinned and locked. Assignments of physical memory to virtual memory are
communicated to the card through the Nios II. A custom hardware module directly transmits the
CLOP settings to the 10GbE links. In this way, links can drive data reception and transmission
without need for further software action (network stack protocol is totally hardware-managed).
In the Data Reception and Processing stage (Fig. 5), incoming data is reordered according
to application-specific demands and encapsulated into a packet-based protocol optimizing
PCIe communication. The destination virtual address in CPU or GPU memory for the
payload data is generated in hardware and patched into the packet header. The Router
dispatches data to the receiving port (the same one for both GPU and CPU transactions).
The receiving modules operate Virtual-to-Physical translations exploiting a TLB whose entries
are registered/deregistered via the Nios II. Data is DMA-written into GPU memory and the
completions of the writing process are stored in an event queue; notifications of new events
are notified to the driver via interrupt. The driver signals the reception of new frames to the
application kicking off the computing process.
The Data Transmission (Fig. 6) is handled by the kernel driver. It manages the TX ring
where commands for the DMA memory read process and data transmission are queued. The
transmitting modules manage the DMA memory read transactions. Data is routed to the
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corresponding port, encapsulated into UDP protocol and passed along to the network.
INIT 
TX 
PROCESSING 
DATA 
PROCESSING 
P
C
I
e
 
mC 
NIOS II 
TX 
RING 
TX 
BLOCK 
EQ 
BLOCK 
NaNet-10 
LINK 
NaNet-10 
LINK 
NaNet-10 
LINK 
NaNet-10 
LINK 
LINK 
CONF 
R
O
U
T
E
R
 
RX 
BLOCK 
Figure 4. HW/SW Initializa-
tion.
INIT 
TX 
PROCESSING 
DATA 
PROCESSING 
P
C
I
e
 
mC 
NIOS II 
TX 
RING 
TX 
BLOCK 
EQ 
BLOCK 
NaNet-10 
LINK 
NaNet-10 
LINK 
NaNet-10 
LINK 
NaNet-10 
LINK 
LINK 
CONF 
R
O
U
T
E
R
 
RX 
BLOCK 
Figure 5. Data Recep-
tion/Processing.
INIT 
TX 
PROCESSING 
DATA 
PROCESSING 
P
C
I
e
 
mC 
NIOS II 
TX 
RING 
TX 
BLOCK 
EQ 
BLOCK 
NaNet-10 
LINK 
NaNet-10 
LINK 
NaNet-10 
LINK 
NaNet-10 
LINK 
LINK 
CONF 
R
O
U
T
E
R
 
RX 
BLOCK 
Figure 6. Data Transmis-
sion.
5. Case Study
NaNet-10 is designed in the context of a pilot project within the NA62 experiment, investigating
the feasibility of introducing a GPGPU system as L0 trigger processor (GL0TP). As a first
example we studied the possibility to reconstruct rings in the RICH detectors.
Data communication between the TEL62 readout boards and the L0 trigger processor (L0TP)
occurs over multiple GbE links using UDP streams. The main requisite for the communication
system comes from the request for <1 ms and deterministic response latency of the L0TP:
communication latency and its fluctuations are to be kept under control. In the final system,
4 GbE links will be used to extract primitive data from the readout board towards the L0TP
satisfying the requisite on bandwidth. Therefore, a single NaNet-10 10GbE channel is enough
to manage the entire data stream en-route to the GPU-based L0 trigger.
6. NaNet-10 Performance
NaNet-10 performances are assessed on a SuperMicro Server. The setup comprises a X9DRG-HF
dual socket motherboard — Intel C602 Patsburg chipset — populated with Intel Xeon E5-2630
@2.60 GHz CPUs (i.e. Ivy Bridge micro-architecture), 64 GB of DDR3 memory and a
Kepler-class NVIDIA K40m GPU.
Measurements are performed in “loop-back” configuration closing 2 out of 4 available ports
on the Terasic DE5-net board. The outgoing packet payload is generated via a custom hardware
module directly feeding the UDP TX. Packet size, number of transmitted packets, delay between
packets and UDP protocol destination port are configured setting several NaNet-10 registers.
First we measure the time-of-flight from UDP TX to UDP RX exploiting the SignalTap
II Logic Analyzer tool of the Altera Quartus II suite: this is 64 clock cycles @156.25 MHz
(409.6 ns).
The receiving hardware path traversal latency is profiled via cycle counter values recorded at
different stages during packet processing. The values are patched into the completion payload
and stored in the event queue. The adoption of a data transmission custom hardware module
ensures that results are not affected by external latency sources (i.e. DMA memory reading
process). The custom module is always ready to send data exploiting the entire link capability
mimicking the detector readout system “worst-case”.
A comparison between NaNet-10 and NaNet-1 latency results in the range of interest is shown
in Fig. 7. The NaNet-10 NIC experiences sub-microsecond hardware latency moving data to the
GPU/CPU memory for buffer sizes up to ∼1kByte.
Focusing on bandwidth, the maximum capability of the data transmission system, 10 Gbps, is
already reached for a ∼1kByte buffer size (Fig. 8). NaNet-10 satisfies the capability requirement
of the read-out system, four GbE channels from the TEL62, starting from a ∼256 bytes buffer
size.
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Finally, we notice that performance of moving data from the I/O interface of the NIC to
target device memory are the same for both the CPU and the GPU.
7. Conclusion
In this paper we presented the NaNet-10, a low-latency network interface card dedicated to
real-time systems offering four 10GbE I/O channels. The Network adapter is built upon
the RDMA paradigm between CPU and GPU, offers hardware support for the management
of the network protocol and guarantees a sub-microsecond hardware latency when moving
incoming data into the target device memory. Some modifications are foreseen in order to
optimize transmission of the results from the GPU-based L0 trigger to the upper trigger levels.
Implementation of PCIe Gen3 is mandatory in the next future in order to exploit the 40 Gbps
aggregate bandwidth of the I/O interface.
The current development status is considered to closely resemble what will be achieved in
the final NIC implementation and thus to be a close estimate for its consumption of FPGA
resources; referring to table 1, we do not thereby foresee hitting any limit when integrating new
functionalities in NaNet-10. On the contrary, exploitation of a more cost-efficient device could
be taken into account for final deployment.
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